Abstract| It has been shown earlier that, if we restrict to unate gate network (UGN) realizations, there exist universal test sets for boolean functions. Such a test set only depends on the function f , and checks any UGN realization of f for all multiple stuck-at faults and all robustly testable stuck-open faults. In this paper we prove that these universal test sets are much more powerful than implied by the above results: They also constitute complete delay fault test sets for arbitrary UGN implementations of a given function. This is even true for UGN networks which are not testable with respect to the gate or path delay fault model. Our ability to prove the temporal correctness of such circuit realizations, comes from the fact that we do not argue the correctness of individual paths, but complete path systems.
I. Introduction T HE development of VLSI systems is driven by the demand for higher scale of integration and faster circuits. As a consequence, the susceptibility to manufacturing defects rises, and reliability becomes a serious problem. In order to achieve a su cient quality level of the shipped product, chips have to be checked not only to verify their static correctness, but also to guarantee their correct dynamic (temporal) behavior.
Test generation methods for checking the temporal correctness of a manufactured circuit have been studied considerably in the literature (see for example 1 15] . This approach has been successfully applied to derive less stringent necessary and su cient conditions for the delay testability of two-level circuits.
The above test generation methods assume that the realization of the circuit is known a priori. Thus, a test set with near minimal size can be computed. At the same time, since the test set is tailored to a speci c design, even the smallest change in circuit structure may render it useless. Also, the test generation process for a design dependent delay test set is computationally very expensive. (In order to achieve complete fault coverage with respect to the path delay fault model, the number of paths which have to be considered may be exponential in the number of circuit inputs.) In addition, full testability with respect to the gate or path delay fault model is usually only achievable by extensive design for testability modi cations or synthesis for testability 16 24] , which often increase circuit size and can degrade circuit performance.
The purpose of this work is to show that for a large class of logic circuits, the unate gate networks or UGNs 25] , the above problems can be eliminated, i.e. there exist easy to compute universal delay test sets which only depend on the desired function but not its speci c UGN implementation. Previous results concerning the derivation of universal test sets for UGNs 26] 28] ). In this paper, we prove that these universal test sets are much more powerful than implied by the above results. They also constitute complete delay fault test sets for arbitrary UGN implementations of the given function. This result implies that for UGNs complete testability for delay faults can be guaranteed without any design for testability modications. This is even true for UGN realizations which are not testable with respect to the gate or path delay fault model. In order to be able to prove the temporal correctness of such implementations, we pursue the approach of 15] and argue the correctness of whole path systems instead of individual paths. The notions and techniques developed in this context are not only of interest in the context of universal test sets but also for more general settings 30] .
There are various applications of our results. The rst one is for testing of dynamic CMOS logic 31], 32], 33], which is often applied in high speed circuits 34] and must be structured as a unate gate network. Also self-checking circuits based on unordered codes, are usually built as UGNs 35] , 36]. Another application is in synthesis for delay fault testability. Any circuit can be transformed into a UGN of the same depth with at most doubling its size 25]. This implies a design for delay-testability method which does not compromise the speed of a given circuit implementation. Finally, it will be proven in this paper that for delay testing of UGNs only two initialization vectors are su cient. This fact can be applied in order to simplify self test of UGNs for delay faults. Experimental results given for ISCAS89 37] and two-level MCNC 38] benchmarks show that for many functions there exist ecient UGN implementations, and that the corresponding universal test sets are of reasonable size.
The paper is organized as follows: In Section II we recall some basic de nitions concerning UGN realizations of boolean functions. After a short review of previous work in the eld of universal test sets, a formal statement of our new results is given. Section III gives the corresponding proofs. For simplicity of presentation the statement of the results in Section II and the proofs in Section III are restricted to unate functions. Section IV shows how to generalize our results to arbitrary functions. Experimental results illustrating the practical applicability of our methodology are given in Section V.
II. Basic Definitions and Main Results
We will start this section by recalling some basic facts about unate gate network realizations of boolean functions 25] . After that we brie y review the results of 26], 27], 25], 28] concerning the testability of unate functions by universal test sets, and give our new results. For simplicity of presentation we will restrict to unate functions in the following. How to extend our results to arbitrary functions will be discussed in Section IV.
A. Preliminaries
We will restrict to single output circuits in the following, for multiple output circuits the theory can be applied for each output cone separately. First we review some well known notions from the theory of unate functions (see for example 39]).
De nition 1: Let f : B n ! B (B = f0; 1g) be a function depending on all of its input variables.
f is positive (negative) unate in variable x i () for every input vector v 2 B n changing the value of x i from 0 to 1 (1 to 0) never changes the function value from 1 to 0. Otherwise, f is said to be binate in x i . f is called unate i it is unate in all of its input variables.
For a given unate function f we associate a parity i 2 B with each of its input variables such that: The set of all minimal true (maximal false) vertices of function f will be denoted by MINT f (MAXF f ). Next we introduce the circuit model used in this paper: A circuit consists of primary inputs (PIs), primary outputs (POs), gates, and fan-out points. We will restrict to and, nand, or, nor, and not gates in the following. The PIs, POs, and gates are connected to each other and the fanout points by lines. A connection is a circuit line or a (input pin)-to-(output pin) path through a gate. With each connection c we will associate a nite rising (falling) delay 1 . This delay is denoted by 0!1 (c) ( 1!0 (c)), and speci es the time necessary for the corresponding transition to propagate over connection c.
Due to manufacturing variations or defects, the delays of connections will vary for di erent implementations of the same circuit design. Thus, we will distinguish between the circuit design F and a (manufactured) implementation I := (F; ) of F, where is a mapping assigning a rising and falling delay to each connection. The main argument against the application of universal tests (T f and TT f ) with respect to the stuck-at and stuckopen fault model has been their size. This is due to the fact that the cardinality of (single) stuck-at and stuckopen fault test sets is at most proportional to the number of lines in the circuit, while the size of T f and TT f usually grows faster and might even be exponential in the number of PIs. The application of TT f for verifying the temporal correctness of a circuit is more attractive, since delay fault testing techniques are usually more expensive in terms of the number of test patterns. (Not only gates or lines but paths have to be veri ed, and the number of paths can be exponential in the circuit size.)
Another point to note is that for most circuit realizations, techniques for completely verifying their temporal correctness do not exist. Testability for delay faults can only be guaranteed by design for testability modi cations. From Theorem 3 it follows that such modi cations are not necessary for UGNs. Note, that for circuit F 2 its temporal correctness cannot be veri ed based on the path delay fault model. This is due to the fact that the two paths drawn in bold lines in Figure 2 , starting from input variable x 3 and going to the output of F 2 , are not robustly 1] testable with respect to the 1 ! 0 transition at their input. These paths are neither functionally redundant 8] nor both robust dependent 7], i.e. in order to verify the temporal correctness of the circuit at least one of them must be considered for delay testing. But none of them can be checked alone for the 1 ! 0 transition, since both paths are always active at the same time for this transition. To solve this problem, we will not argue on the basis of checking correctness of paths, but instead use path systems 15]. Thus, we can prove that the system consisting of both paths switches in time, which is su cient for the circuit to function correctly.
III. Proofs
As illustrated by Example 3, our methodology to prove Theorem 3 is based on testing of path systems instead of individual paths. We will proceed in two steps: In the rst step (Section III-A) we will associate a path system S with every input vector v in MAXF f MINT f , and show that it is su cient to`test these path systems robustly' in order to prove that the circuit is free of delay faults. In the second step (Section III-B) it will be shown that the path system of input vector v 2 MAXF f MINT f , can be tested robustly by the two pattern sequence < min f ; v >
A. Characterization of`su cient path system set' Consider a circuit F realizing function f. For a given input vector v 2 B n we ask for a subcircuit S of F which can stabilize the PO on its stable ( nal) value f(v) independent of the circuitry of F not included in S. Such a subcircuit will be called a stabilizing system of F for input vector v. (Note, that a stabilizing system usually only constitutes a small portion of the overall circuit. For example to stabilize the output of an or gate to logic 1 it is su cient to stabilize one of its inputs to 1.) Stabilizing systems are of interest since it is su cient to bound their switching speed by the clock period in order to guarantee the correct operation of an implementation of F.
For a given input vector v there can exist many di erent stabilizing systems. Such a system will be denoted by S, and can be computed as follows: A stabilizing system of circuit F for input vector v is a triple S = (F S ; PI S ; in S ), where F S is a subcircuit of F computed by Algorithm 1, PI S is the set of primary inputs included in F S , and in S is the assignment of values to the primary inputs of PI S under input vector v. S is called maximal for v i F S is obtained by always picking the complete set L in step 2(b) of Algorithm 1. Consider an implementation I = (F; ) of function f. Let v 2 B n be an input vector to F, and S = (F S ; PI S ; in S ) a stabilizing system for v. The nal value f(v) under input vector v can be stabilized at the output of F by only switching the elements of F S . Thus, we can bound the delay of I for input vector v by bounding the delay of F S in I for input in S . The formal statement of this idea is given by the following de nition and lemma.
De nition 7: Let I = (F; ) be an implementation of function f, and S = (F S ; PI S ; in S ) a stabilizing system in F. Assume [2]
[2] (1) 8v 2 B n 9S 2 S : S is a stabilizing system for v (2) 8S 2 S : I gst (S) Then, I is free of delay faults for all clock periods .
In S contains a stabilizing system for every input vector from MAXF f MINT f .
Then, S contains a stabilizing system for every input vector v 2 B n .
In order to prove Theorem 4 we rst need the following simple lemma: For S = (F S ; PI S ; in S ) to be a stabilizing system for v, it is su cient that v assigns in S to the primary inputs of PI S .
Thus, we only have to show that for every v 2 B n there exists an S 2 S such that for all i 2 PI S : v(i) = in S (i).
Without loss of generality let v be a false vertex of f, the argumentation for true vertices is analogous. From the de nition of MAXF f it follows that there exists a vertex w 2 MAXF f such that w f v. From the assumption of Theorem 4 it follows that there exists a stabilizing system S = (F S ; PI S ; in S ) to w in S. We will show that S ful lls the desired property, i.e. for all i 2 PI S it holds that v(i) = in S (i):
Consider an arbitrary i 2 PI S . Let p be a path in F S going from i to the PO o of F. From Lemma 2, the fact that w is a false vertex, and Observation 2 it follows that: w(i) = w > f v variable x 3 is also set to 0. Thus, any stabilizing system for w is also a stabilizing system for v. The following lemma gives a method to robustly measure the guaranteed stable time of a stabilizing system. In order to formulate it, it is useful to recall the de nitions of earliest arrival time 42] and o -path inputs 1]:
De nition 8: Assume that a circuit implementation I = (F; ) has stabilized under some input vector w. At time 0 the circuit inputs are switched from w to v. Let v(l) denote the stable value of some line l under input vector v.
The earliest arrival time of v(l) on line l under transition w ! v is the rst instant of time at which l is set to v(l). It is denoted by EAT I w!v (l). De nition 9: Let S = (F S ; PI S ; in S ) be a stabilizing system, g a gate such that some inputs of g are included in F S , and l an arbitrary input line to g. Remark 2: From the de nition of stabilizing system and the fact that all side inputs are non-controlling it directly follows that, if we ip all input bits to F S , also all values of internal lines in F S will be ipped. Thus, for all lines l in F S : v(l) = w(l) As a consequence, the test < w; v > creates the worst case situation for switching F S under input vector in S .
Remark 3: From the de nition of stabilizing system we conclude that all the input lines of a given gate which belong to F S have the same transition under test sequence < w; v >. (Remember that for a given gate g Algorithm 1 only includes input lines with the same value into a stabilzing system.) Thus, if the primary inputs switch hazardfree for test sequence < w; v >, also all internal lines in F S will switch without any hazard. for input vector (11011) given in Figure 3 . For this system, PI S1 = fx 3 g and in S1 sets x 3 to 0. The test sequence < (11111); (11011) > ful lls conditions (T1) and (T2) and thus, can be used to measure the guaranteed stable time of S 1 . The rst input vector (11111) initializes all lines of F S1 to stable 1. Since the stable value under input vector in S1 is 0 for all these lines, this initialization creates the worst case starting point for switching S 1 . The second vector (11011) only ips input variable x 3 and thus, guarantees that all o -path inputs of S 1 are stable on non-controlling values. As a consequence, if logic 0 is observed at the primary output of the circuit, this can only be due to the switching of F S1 .
As an example, consider the implementation of F 2 given in Figure 5 . and (T2) are exactly the conditions for a robust test of path p under transition in S ! in S at its input. 5 De nition 10: Consider a circuit F and let S = (F S ; PI S ; in S ) be a stabilizing system in F. A test sequence < w; v > is called a robust test for S i it ful lls properties (T1) and (T2) of Lemma 3.
We still have to answer the question whether a robust test can be found for any stabilizing system S. In contrast, the corresponding maximal stabilizing system S 1 considered in Example 8 is robustly testable. This is due to the fact that in computing a maximal stabilizing system, all input lines with controlling stable values are chosen in
Step (2) Thus, the problematic right input line of gate g is no opath input for S 1 .
The following theorem shows that for UGN realizations maximal stabilizing systems can always be tested robustly as described in Example 8. 2 FALSE f ) . Then, the test sequence < w; v > is a robust test for S.
Proof: Since the proof of this theorem is quite technical, it is defered to the Appendix.
From Lemma 1 and Theorems 4, 5 it now easily follows that:
is a universal delay fault test set for arbi- Thus, f 0 can be computed with the help of a UGN F realizing function f. As indicated in Figure 7 , the network G which drives the input register to F could again be a unate gate network which fans out the binate variables of f 0 . (Clearly, such an output fan-out does not destroy the UGN property of G.) There are several ways to obtain the unate gate network F:
(1) Any given non-UGN realization F 0 of f 0 can be transformed into a UGN F such that F(x 1 ; x 1 ; : : : ; x b ; x b ; x b+1 ; : : : ; x n ) = F 0 (x 1 ; : : : ; x n ) 25], 22]. This`UGN-transformation' guarantees that:
The delay of F is not larger than the delay of F 0 . The size of F is at most double the size of F 0 . Figures 8 and 9 show the result of this transformation for a simple example circuit. Note, that there is a one to one correspondence between the paths of both circuits. As a result, the UGN-transformation does not increase the delay of a circuit. The problem with UGN realizations of arbitrary functions as shown in Figure 7 is, that not all input combinations can be applied to F, i.e. for an input pair (y i ; y 0 i ), i 2 1 : b], we have (y i ; y 0 i ) 6 2 f01; 10g. As a consequence, the universal test set for function f as given by Theorem 3
is not applicable. This problem can be solved by transforming the input register of F in Figure 7 in such a way that all test sequences of the form < min f ; v > and < max f ; v >, v 2 B n+b , can be applied to F. In order to do so, we need a scan-chain 6 to load an arbitrary vector v 2 B n+b , and a set and reset capability for the output latches of the chain to generate the initialization patterns min f and max f .
(The corresponding hardware modi cations for the LSSD scan-chain have been given in 22]. Note, that adding set and reset is cheaper than modifying the scan-chain such that arbitrary two pattern delay tests can be applied 22].)
V. Experimental Results
To evaluate the applicability of the theory presented in the previous sections, we conducted experiments on two sets of circuits. The rst group of examples considered includes all ISCAS89 benchmarks 37] up to circuit cs1494. The second group consists of synthesized multilevel implementations 7 for the two-level MCNC benchmarks 38]. From these example circuits only those were considered which are not completely path delay testable.
To explore the hardware overhead induced by realizing a circuit as a unate gate network, we transformed each of the circuits into a UGN as given in Section IV (Method (1)). Table I (Table II) shows the results obtained for the rst group (a representative sample of the second group) of examples. The name of the circuit is given in the rst column. The second (third) column lists the circuit size 8 for the original (transformed) circuit. The last column gives the percentage increase in circuit size of the UGN compared to the original circuit. Delays are not given, since they are the same for the original and the transformed circuit.
As can be seen from these tables, the hardware overhead varies extremely with the circuit under consideration. (From 1:4% for circuit cs832 in Table I to 88:5% for circuit t481 in Table II .) For several examples the overhead for designing them as UGNs is in reasonable limits. Thus, for more than one third of all examples considered the increase in circuit size is less than 15%. In addition, it should be noted that designing an optimal non-unate circuit and then transforming this circuit into a UGN, will usually not give the best possible UGN realization. Thus, the gate overheads given in Tables I and II are upper bounds on the actual overheads implied by restricting to unate gate network realizations. Also, for circuits which are naturally designed as UGNs (like dynamic CMOS logic or self-checking circuits based on unordered codes) the test methodology developed in this paper can be applied without inducing any gate overhead. Tables III and IV show the results of test generation for the two sets of example circuits. Since there is a one to one 6 By adapting the test set to the given input restrictions it is also possible to omit the scan chain at the cost of a possible increase in test set size 44]. 7 Each circuit was synthesized by applying script.rugged in the SIS system 45]. 8 The cost of an inverter, bu er (Nand, Nor) (And, Or) has been calculated as 0:5 (#inputs 0:5) (#inputs 0:5 + 0:5). correspondence between the paths in the original and the transformed circuit, the number of logical paths 9 (# LP) is given only once in column two. Columns three and four list the percentage of robustly testable logical paths (% rt LP) and the number of test sequences in the corresponding path delay test set (# PDTS) for the original circuits. The corresponding test sets were computed by the test generator presented in 2] with the backtrack limit set to 1000. The last column gives the number of test sequences for the universal test set (# UTS) as given by Theorem 3. Entry`y' in this column indicates that the size of the UTS was too large to be acceptable. The test sets were obtained by computing the UTS for each output cone separately, and then combining these test sets based on the technique described in 29] in order to minimize the size of the overall test set. Again, the results very much depend on the circuit under consideration. For most of the designs the universal test set for the transformed circuit is larger than the path delay test set for the original circuit. This is not surprising, since the UTS constitutes a complete delay test whereas the path delay test sets only check the circuits There are also two designs (marked`y' in column four) for which the size of the UTS exceeds the number of logical paths extremely. As an example, for circuit t481 of Table IV the number of logical paths is only 128 whereas the size of the UTS is 6969. The existence of such circuits is not surprising because of the following well known fact 39]: the minimal true vertices (maximal false vertices) of a unate function f correspond to the prime implicants of f (f). Thus, for functions where the number of prime implicants of f or f is extremely large, testing with universal test sets becomes too expensive.
Even for a circuit like misex3c, where the size of the UTS (36; 271) is much less than the overall number of logical paths (1; 856; 452), the universal test set might still be considered too large for practical purposes. In path delay testing one common approach to handle such circuits with very large path numbers is to only check those paths with expected delay greater than a given threshold t 46] . A similar methodology can also be applied for testing stabilizing systems, i.e. only those test sequences of the UTS are selected for testing purposes which check the stabilizing systems with expected delay greater than t in the given design. Thus, in case that the overall size of the UTS is too large to be accecptable, the universal test set can be tailored to a given design by restricting to those test sequences which check the most critical parts of this design.
VI. Conclusion
In this paper we have studied the theory of universal test sets for logic functions. The universal test set for a given function f is valid for any UGN implementation of f. It has been proven that such a universal test set is much more powerful than implied by previous results, i.e. besides checking for stuck-at and stuck-open faults it also guarantees the correctness of the circuit with respect to arbitrary delay faults.
Our results are of special interest in application areas where circuits are naturally built as UGNs, i.e. for the design of dynamic CMOS logic or self-checking circuits based on unordered codes. Another important application is given by the observation that any circuit can be transformed into a UGN with the same delay and at most double the size of the original network. This implies a design for delay-testability method which does not compromise the speed of a given circuit realization. With respect to self test methods for delay faults it follows from the results of this paper that for UGNs we can restrict to only two initialization vectors (min f and max f ). Thus, test time can be reduced, and the structure of the random pattern generator can be simpli ed. Experimental results have shown that for many functions there exist efcient UGN implementations, and that the corresponding universal test sets are of reasonable size. For proving Theorem 5 we have to show that the test sequence < w; v > is a robust test for S.
To do so, we rst prove two simple lemmas which are needed to argue properties (T2) and (T1) of the de nition of robust test.
Lemma 4: Consider a test sequence < w; v > such that w = max f and v 2 FALSE f (w = min f and v 2 TRUE f ).
Let S = (F S ; PI S ; in S ) be a stabilizing system to v, then: 8i 2 PI S : v(i) = w(i) Proof: We will only prove the lemma for v 2 FALSE f and w = max f . The case v 2 TRUE f and w = min f is handled analogously.
Since v is a false vertex, and i 2 PI S it follows from Lemma 2 that: 0 = v(i) i , i.e. v(i) = i . The claim then follows from the de nition of w = max f = ( 1 ; : : : ; n ). Let g be the gate with input l. The input of g which belongs to F S is denoted by l 0 and the output of g by l o . We know that there exists a path p 1 in F S l from some input i of F to l, and a path p 2 in F S from output l o of g to the output o of F. The corresponding situation is depicted in Figure 10 . 
